Introduction
Recently, much attention has been paid to organic electronics, which devices are flexible, light in weight and transparent. Moreover, cost of the devices is low as they can be fabricated by using low temperature on cheap and abundant substrates such as organic plates and metal films. FET memory, MFS FET fabricated by combining organic semiconductor and organic ferroelectrics, has many advantages such as flexibility, lightweight, transparency and low cost. [1, 2, 3, 4] We have focused poly-vinylidene fluoride / tetrafluoroethylene (P(VDF-TeFE)) copolymer as an organic ferroelectrics, and fabricated MFS FET memory using P(VDF-TeFE) and pentacene organic semiconductor. [5] Memory retention property and ON/OFF ratio depend on the quality of ferroelectrics, and it is important to prepare a good quality of ferroelectrics to improve those. Slow cooling during at the annealing process is a technique to improve ferroelectric properties, but the surface of the film becomes to be rough because of enhancement of crystallization. Typical structure of an organic ferroelectric FET memory is a bottom gate type and organic semiconductor is deposited on the ferroelectrics. In the case that pentacene is used for semiconductor layer, its thickness is a several tens of nanometer. [6] Thus, the qualities of semiconductor and the interface between ferroelectric and semiconductor are degraded if the surface of ferroelectrics is rough, and very flat ferroelectric is desired.
In this paper, ferroelectric properties of P(VDF-TeFE) thin film is improved by slow cooling technique maintaining small surface roughness, and ferroelectric FET memory is prepared by using flat P(VDF-TeFE).
Experiments
P(VDF-TeFE) thin films were deposited on Pt(120 nm)/Ti(20 nm)/SiO 2 /Si substrate by spin coating method using the solution of 5 wt% P(VDF-TeFE) 80/20 mol% solved in methyl ethyl ketone (MEK). Pt/Ti is deposited as gate electrode by sputtering. Typically, P(VDF-TeFE) solution was spin-coated at 1500 rpm for 10 sec. After spin coating, the thin films were annealed at 170 o C in air. The sample is slowly cooled. The cooling rate is 15 o C/h. The sample quickly cooled is also prepared to compare the effect of cooling process. Moreover, the P(VDF-TeFE) thin film is covered the Si wafer whose surface is atomically flat, and pressed mechanically by using vise to prevent the increase of surface roughness (flattening process). Pentacene used as an organic semiconductor was prepared on P(VDF-TeFE). Au electrodes as source and drain were formed by vacuum evaporation with shadow mask. Figure 1 shows the structure of P(VDF-TeFE) FET memory and the thicknesses of fabricated organic ferroelectrics and organic semiconductor thin films are ~500 nm and ~80 nm, respectively. Channel length and width are 100 µm and 100 µm, respectively.
Results and Discussions
Ferroelectric properties of P(VDF-TeFE) were characterized by using metal-ferroelectric-metal (MFM) structure. Its P-E hysteresis is measured at 100 Hz. Figure 2 shows the P-E curves of P(VDF-TeFE) thin film prepared by slow cooling after poling. Maximum applied voltage is ±100 V. P r is increased after poling, and 5.1 µC/cm 2 of P r is obtained. P r of the sample prepared by quick cooling is 4.1 µC/cm 2 and is smaller than that prepared by slow cooling. Figure 3 shows the surface morphologies of P(VDF-TeFE) thin films observed by AFM with and without flattening process. Lamellar like structure is clearly observed in the sample without flattening process. This indicates that crystallization may be enhanced, and this is a reason to improve the P r . However, average surface roughness is 28 nm, and this value is not small for the thickness of pentacene layer of 80 nm. On the other hand, average surface roughness of the sample with flattening process is 1.3 nm, and very smooth surface is obtained. Moreover, P r of this sample is 5.2 µC/cm 2 , and is kept to the same value of the sample prepared by only slow cooling. This indicates that flattening process does not affect the ferroelectric property. Drain current-drain voltage (I d -V d ) characteristics of FET fabricated using pentacene/P(VDF-TeFE) are shown in Fig. 3 . P(VDF-TeFE) is prepared by slow cooling with flattening process. This behavior is very similar to a p-channel MIS FET fabricated using pentacene, and good FET is obtained. Figure 4 shows the drain, source and gate currents as a function of gate voltage, V g . Gate leakage current is very small in all gate voltage regions. Moreover, drain and source currents in OFF state are very small, too. Memory window is about 50 V, which is wide and indicates good memory characteristics. ON current at V g =0 V is 28 nA and calculated mobility is 0.024 cm 2 /Vs. On the other hand, ON current is 16 nA and calculated mobility is 0.011 cm 2 /Vs in the case of ferroelectric FET memory using P(VDF-TeFE) prepared by slow cooling without flattening process. These values are smaller than those of the sample using flatten P(VDF-TeFE). Therefore, flattening process is effective to improve the drain current of ferroelectric FET memory. However, ON/OFF ratio is not large, because threshold voltage is shifted at around V g = 0 V.
Conclusions
P(VDF-TeFE) thin film having very flat surface is prepared to improve the drain current of the pentacene/P(VDF-TeFE) FET memory which is a bottom gate type. Larger P r of P(VDF-TeFE) is obtained by slow cooling process, and small surface roughness is obtained by flattening process. By combining these processes, surface roughness of 1.3 nm is obtained and P r is 5.2 µC/cm 2 . Moreover, drain current of ferroelectric FET memory is twice as large as that using P(VDF-TeFE) without flattening process. This results from the improvement of interface between pentacene and P(VDF-TeFE) by preparation of pentacene on very flat P(VDF-TeFE).
